Quality RTOS & Embedded Software

 Real time embedded FreeRTOS RSS feed 
Real time embedded FreeRTOS mailing list 
Quick Start Supported MCUs PDF Books Trace Tools Ecosystem TCP & FAT Training




Loading

Potential tick speedup

Posted by Robert Turner on June 15, 2011
Hi,
I've been looking at the possibility of only performing a context switch within a tick (preemptive only of course) if there's other same-priority tasks ready to be executed. I often find in my projects that most tasks spend their time blocked with only one or two needing a lot of processing time (multiple ticks).
At present a tick first saves the context, selects the next highest priority task and then restores the context. In ports where the context saving/restoring is expensive, or say, for the ARM_CM3 ports where a tick consists of two interrupt calls (first SysTick and then PendSVC), could we first check the list of running tasks if there is a new task to be switched to? This could then prevent the context saving/restoring (and the PendSVC interrupt for ARM_CM3 port) if there are no other tasks waiting.
Thoughts?

RE: Potential tick speedup

Posted by Richard on June 15, 2011
I have often thought about how that can be optimised, but there are a few problems to overcome:

1) There are lots of different mechanisms for instigating and performing a context switch. You have identified two already in your post. You have to come up with a solution that works for all.

2) What you are wanting to do is add code by having an extra check. This will increase the context switch time when one is required. Especially when you have to do things like check delayed lists, etc. The result may be that the modification is much less efficient than the existing code.

3) What are you going to do if the extra check decides a context switch is required? For example, on an ARM7, if you enter the tick interrupt using an interrupt stack frame, decide a context switch is required, how are you going to save the task context (which has been modified by the addition of an interrupt stack frame) without exiting and re-entering a different interrupt. There are ways around that, but not without increasing the stack usage. That is more problematic in some ports than others, for example, more complex architectures and more complex ports use a separate interrupt stack.

These are not absolute points - more of a brain storm.

Regards.


[ Back to the top ]    [ About FreeRTOS ]    [ Sitemap ]    [ ]




Copyright (C) 2004-2010 Richard Barry. Copyright (C) 2010-2016 Real Time Engineers Ltd.
Any and all data, files, source code, html content and documentation included in the FreeRTOSTM distribution or available on this site are the exclusive property of Real Time Engineers Ltd.. See the files license.txt (included in the distribution) and this copyright notice for more information. FreeRTOSTM and FreeRTOS.orgTM are trade marks of Real Time Engineers Ltd.

Latest News:

FreeRTOS V9.0.0 is now available for download.


Free TCP/IP and file system demos for the RTOS


Sponsored Links

⇓ Now With No Code Size Limit! ⇓
⇑ Free Download Without Registering ⇑


FreeRTOS Partners

ARM Connected RTOS partner for all ARM microcontroller cores

Renesas Electronics Gold Alliance RTOS Partner.jpg

Microchip Premier RTOS Partner

RTOS partner of NXP for all NXP ARM microcontrollers

Atmel RTOS partner supporting ARM Cortex-M3 and AVR32 microcontrollers

STMicro RTOS partner supporting ARM7, ARM Cortex-M3, ARM Cortex-M4 and ARM Cortex-M0

Xilinx Microblaze and Zynq partner

Silicon Labs low power RTOS partner

Altera RTOS partner for Nios II and Cortex-A9 SoC

Freescale Alliance RTOS Member supporting ARM and ColdFire microcontrollers

Infineon ARM Cortex-M microcontrollers

Texas Instruments MCU Developer Network RTOS partner for ARM and MSP430 microcontrollers

Cypress RTOS partner supporting ARM Cortex-M3

Fujitsu RTOS partner supporting ARM Cortex-M3 and FM3

Microsemi (previously Actel) RTOS partner supporting ARM Cortex-M3

Atollic Partner

IAR Partner

Keil ARM Partner

Embedded Artists