Quality RTOS & Embedded Software

 Real time embedded FreeRTOS RSS feed 
Quick Start Supported MCUs PDF Books Trace Tools Ecosystem


FreeRTOS 7.0.0 typo?

Posted by *anonymous on April 14, 2011

Just tested out 7.0.0 (from 6.1.1, transition works great!) and had a quick look at the new STM32F100 demo. In its brand-new FreeRTOSConfig.h, there is

/* Priority 5, or 160 as only the top three bits are implemented. */

Seems that someone finally stumbled over those neat inversed priorities :)
As lowest priority 15 equals 240 (top three bits), I think there should be written either priority 5 aka 80 (top three bits), or priority 10 aka 160 (top three bits). Don't know which one was intended now.


FreeRTOS 7.0.0 typo?

Posted by *anonymous on April 14, 2011

Hm, now I am more confused. What does "top three bits", which I also stupidly copied from the header file, mean? For priorities in 0..15 (high..low), there are 4 bits needed. Am I completely wrong now?

FreeRTOS 7.0.0 typo?

Posted by richardbarry on April 14, 2011

Opps.  Cut and paste is the route of all evil.  Some CM3 chips only implement three bits of priority.

The code itself is I think correct, but the comment incorrect.

The top *four* bits are implemented, so priority 5 in binary is 01011111, with the low (unimplemented) four bits set to 1 for future compatibility (if the chip implements more bits in the future).  01011111 (binary) = 95 (decimal), therefore the comment should read:

"/* Priority 5, or 95 as only the top four bits are implemented. */"

do you agree with that?  I have changed it in SVN already, so let me know if you don't agree.


FreeRTOS 7.0.0 typo?

Posted by *anonymous on April 14, 2011

OK, thanks Richard. Though the "STM32F10xxx Cortex-M3 programming manual" (PM0056, p. 126) says that bits  of a NVIC_IPRx byte always read zero, it's indeed better for compatibility.


[ Back to the top ]    [ About FreeRTOS ]    [ Privacy ]    [ Sitemap ]    [ ]

Copyright (C) Amazon Web Services, Inc. or its affiliates. All rights reserved.

Latest News

FreeRTOS v10.2.0 is available for immediate download. MIT licensed, and including RISC-V and ARMv8-M (Cortex-M33) demos.

NXP tweet showing LPC5500 (ARMv8-M Cortex-M33) running FreeRTOS.

View a recording of the "OTA Update Security and Reliability" webinar, presented by TI and AWS.


FreeRTOS and other embedded software careers at AWS.

FreeRTOS Partners

ARM Connected RTOS partner for all ARM microcontroller cores

Cadence Tensilica Cortes

Espressif ESP32

IAR Partner

Microchip Premier RTOS Partner

RTOS partner of NXP for all NXP ARM microcontrollers





STMicro RTOS partner supporting ARM7, ARM Cortex-M3, ARM Cortex-M4 and ARM Cortex-M0

Texas Instruments MCU Developer Network RTOS partner for ARM and MSP430 microcontrollers

OpenRTOS and SafeRTOS

Xilinx Microblaze and Zynq partner