Quality RTOS & Embedded Software

 Real time embedded FreeRTOS RSS feed 
Quick Start Supported MCUs PDF Books Trace Tools Ecosystem TCP & FAT




Loading

Suggestion to MicroBlaze port

Posted by dze on August 7, 2007
I'm using FreeRTOS hardly with MicroBlaze5 on the ML-401 board.
Great Work !!! Thank you Richard Barry.

Regarding to the FreeRTOS port for the MicroBlaze I feel free to recommend the following change:

port.c line 53/54

/* Tasks are started with interrupts enabled. */
#define portINITIAL_MSR_STATE( ( portSTACK_TYPE ) 0x02 )

change to

/* Tasks are started with interrupts enabled. */
#define portINITIAL_MSR_STATE( ( portSTACK_TYPE ) (XPAR_MICROBLAZE_0_RESET_MSR | 0x02) )

Background:
You can (I do) use the MicroBlaze with instruction cache & data cache. The ICE/DCE bit (instruction/data cache enable bit) is contained inside the MSR (Machine Status Register).
The ICE/DCE bit will be lost each time a task is created, because the MSR initial state in stack clears them. One way to avoid this is to use the initial state given in the define from the Xilinx EDK.

Regards Dirk

RE: Suggestion to MicroBlaze port

Posted by Richard on August 7, 2007
Thanks for your valuable feedback. I will open a change request with your suggestion.

Regards.


[ Back to the top ]    [ About FreeRTOS ]    [ Sitemap ]    [ ]




Copyright (C) Amazon Web Services, Inc. or its affiliates. All rights reserved.

Latest News

FreeRTOS kernel V10 is available for immediate download. Now MIT licensed.


FreeRTOS Partners

ARM Connected RTOS partner for all ARM microcontroller cores

IAR Partner

Microchip Premier RTOS Partner

RTOS partner of NXP for all NXP ARM microcontrollers

STMicro RTOS partner supporting ARM7, ARM Cortex-M3, ARM Cortex-M4 and ARM Cortex-M0

Texas Instruments MCU Developer Network RTOS partner for ARM and MSP430 microcontrollers

OpenRTOS and SafeRTOS