Quality RTOS & Embedded Software

 Real time embedded FreeRTOS RSS feed 
Quick Start Supported MCUs PDF Books Trace Tools Ecosystem TCP & FAT




Loading

New computer architecture for RTOS

Posted by *anonymous on December 20, 2009

    Use of multiple memories minimizes clock cycles to execute C statements and expressions.  The design is being implemented in a software emulator that produces a cycle log showing the flow of variables.
    Here's an opportunity to help hone the RTOS timing since the registers won't have to be stacked, only the controls.
    The interrupt mechanism has not yet been designed.  The architecture can be tuned to RTOS functions.


New computer architecture for RTOS

Posted by davedoors on December 20, 2009

No idea what you are doing, saying, wanting or asking.


New computer architecture for RTOS

Posted by *anonymous on December 20, 2009

Sorry, when I tried to preview, nothing happened.  Then I could not delete the mistake. Now I see the preview is real time, but I still don't know how to recover.


[ Back to the top ]    [ About FreeRTOS ]    [ Sitemap ]    [ ]




Copyright (C) Amazon Web Services, Inc. or its affiliates. All rights reserved.

Latest News

FreeRTOS kernel V10 is available for immediate download. Now MIT licensed.


FreeRTOS Partners

ARM Connected RTOS partner for all ARM microcontroller cores

IAR Partner

Microchip Premier RTOS Partner

RTOS partner of NXP for all NXP ARM microcontrollers

STMicro RTOS partner supporting ARM7, ARM Cortex-M3, ARM Cortex-M4 and ARM Cortex-M0

Texas Instruments MCU Developer Network RTOS partner for ARM and MSP430 microcontrollers

OpenRTOS and SafeRTOS