Quality RTOS & Embedded Software

 Real time embedded FreeRTOS RSS feed 
Quick Start Supported MCUs PDF Books Trace Tools Ecosystem


portSET_INTERRUPT_MASK_FROM_ISR() not implemented on CCS/ARM_Cortex-R4 port

Posted by dj2kenne on December 6, 2016

In the CCS/ARMCortex-R5 port (used for TI Hercules RM57 safety processors, in particular) the portSETINTERRUPTMASKFROM_ISR() macro is not defined, so it ends up being stubbed out.

This macro is used from the various ...FromISR() functions to disable interrupts.

Unfortunately, the ...FromISR() functions CAN be called from Tasks. In particular, FreeRTOS+UDP does this all the time (see xProcessReceivedUDPPacket() in FreeRTOS_Sockets.c, for example). The net result is that interrupts are not disabled during various OS critical sections inside these ...FromISR() functions, and internal OS structures end up getting mangled if interrupts occur at the wrong times.

There seems to be an impression (perpetuated in posts on this forum, even, see https://sourceforge.net/p/freertos/discussion/382005/thread/c7121eea/?limit=25#2487) that this macro can be stubbed out if the port does not support nested interrupts. This is simply untrue.

I have a proposed fix if that would be helpful. I want to make sure that the intent is understood first.

portSET_INTERRUPT_MASK_FROM_ISR() not implemented on CCS/ARM_Cortex-R4 port

Posted by rtel on December 6, 2016

While the generic Cortex-R port does support interrupt nesting, and does implement portSETINTERRUPTMASKFROMISR() (see https://sourceforge.net/p/freertos/code/HEAD/tree/trunk/FreeRTOS/Source/portable/GCC/ARMCR5/portmacro.h) the older and Hercules specific CCS port you are referring to does not support interrupt nesting as I recall so doesn't implement portSETINTERRUPTMASKFROM_ISR(). It would be interesting to see your proposed fix, but it might be easist to just replace the 'FromISR' versions of functions in the UDP code with their non-ISR equivalents.

[ Back to the top ]    [ About FreeRTOS ]    [ Privacy ]    [ Sitemap ]    [ ]

Copyright (C) Amazon Web Services, Inc. or its affiliates. All rights reserved.

Latest News

NXP tweet showing LPC5500 (ARMv8-M Cortex-M33) running FreeRTOS.

Version 10.1.1 of the FreeRTOS kernel is available for immediate download. MIT licensed.

View a recording of the "OTA Update Security and Reliability" webinar, presented by TI and AWS.


FreeRTOS and other embedded software careers at AWS.

FreeRTOS Partners

ARM Connected RTOS partner for all ARM microcontroller cores

Espressif ESP32

IAR Partner

Microchip Premier RTOS Partner

RTOS partner of NXP for all NXP ARM microcontrollers


STMicro RTOS partner supporting ARM7, ARM Cortex-M3, ARM Cortex-M4 and ARM Cortex-M0

Texas Instruments MCU Developer Network RTOS partner for ARM and MSP430 microcontrollers

OpenRTOS and SafeRTOS

Xilinx Microblaze and Zynq partner