Quality RTOS & Embedded Software

 Real time embedded FreeRTOS RSS feed 
Quick Start Supported MCUs PDF Books Trace Tools Ecosystem


Loading

systemview's timestamp is abnormal when enabling tickless mode

Posted by hoya on December 4, 2017

Dear All: I aneble the tickless onto M0+ and the idle interrupt can change from 1ms to 100ms captured by LA. But the timestamp of my message to systemview is abnormal.(too long) Need to fine tune the pareamter SYSVIEWTIMESTAMPFREQ and SYSVIEWCPUFREQ.(better) but still can't get correct timestamp compared with LA.

BR, -Hoya


systemview's timestamp is abnormal when enabling tickless mode

Posted by rtel on December 4, 2017

Systemview? Are you talking about the Segger tool? If so, I'm afraid I'm not familiar enough with it so suggest you ask Segger for support.


[ Back to the top ]    [ About FreeRTOS ]    [ Privacy ]    [ Sitemap ]    [ ]


Copyright (C) Amazon Web Services, Inc. or its affiliates. All rights reserved.

Latest News

Version 10.1.1 of the FreeRTOS kernel is available for immediate download. MIT licensed.

View a recording of the "OTA Update Security and Reliability" webinar, presented by TI and AWS.


Careers

FreeRTOS and other embedded software careers at AWS.



FreeRTOS Partners

ARM Connected RTOS partner for all ARM microcontroller cores

Espressif ESP32

IAR Partner

Microchip Premier RTOS Partner

RTOS partner of NXP for all NXP ARM microcontrollers

Renesas

STMicro RTOS partner supporting ARM7, ARM Cortex-M3, ARM Cortex-M4 and ARM Cortex-M0

Texas Instruments MCU Developer Network RTOS partner for ARM and MSP430 microcontrollers

OpenRTOS and SafeRTOS

Xilinx Microblaze and Zynq partner