Quality RTOS & Embedded Software

 Real time embedded FreeRTOS RSS feed 
Quick Start Supported MCUs PDF Books Trace Tools Ecosystem


Missing initialization of the Cortex-M0 SysTick register on FreeRTOS v.7.8.0

Posted by linyola on February 27, 2014

I'm using FreeRTOS since 7.4.0 and since then I have to add to every update the initialization of the systick register on "port.c" file from the "/Source/portable/GCC/ARMCM0/" folder. The problem is that the code initialize the portNVICSYSTICKLOAD with the calculated clock value, but after that line not initializes the portNVICSYSTICK_VAL to 0. It causes a start-up random delay of the first tick, because the we have to wait the transition from 1->0 from a counter that have a random number. Remember that the value of this register after a reset is: Unknown. On a speedy hardware's this is not important but in battery designs with low frequency clocks this matter.

The patch is very simple, on "/Source/portable/GCC/ARM_CM0/port.c" add:

Add the definition of the register: >#define portNVICSYSTICKCTRL ( ( volatile uint32t *) 0xe000e010 ) >#define portNVICSYSTICKLOAD ( ( volatile uint32t *) 0xe000e014 ) >#define portNVICSYSTICKVAL ( ( volatile uint32t *) 0xe000e018 ) // <-- new line >#define portNVICINTCTRL ( ( volatile uint32t *) 0xe000ed04 ) >#define portNVICSYSPRI2 ( ( volatile uint32t *) 0xe000ed20 )

Add the initialization of the register to zero: >/* Configure SysTick to interrupt at the requested rate. */ >*(portNVICSYSTICKLOAD) = ( configCPUCLOCKHZ / configTICKRATEHZ ) - 1UL; >*(portNVICSYSTICKVAL) = 0; // <-- new line >*(portNVICSYSTICKCTRL) = portNVICSYSTICKCLK | portNVICSYSTICKINT | portNVICSYSTICKENABLE;

Missing initialization of the Cortex-M0 SysTick register on FreeRTOS v.7.8.0

Posted by rtel on February 27, 2014

Thanks for the info, we will investigate this asap.


[ Back to the top ]    [ About FreeRTOS ]    [ Privacy ]    [ Sitemap ]    [ ]

Copyright (C) Amazon Web Services, Inc. or its affiliates. All rights reserved.

Latest News

NXP tweet showing LPC5500 (ARMv8-M Cortex-M33) running FreeRTOS.

Meet Richard Barry and learn about running FreeRTOS on RISC-V at FOSDEM 2019

Version 10.1.1 of the FreeRTOS kernel is available for immediate download. MIT licensed.

View a recording of the "OTA Update Security and Reliability" webinar, presented by TI and AWS.


FreeRTOS and other embedded software careers at AWS.

FreeRTOS Partners

ARM Connected RTOS partner for all ARM microcontroller cores

Espressif ESP32

IAR Partner

Microchip Premier RTOS Partner

RTOS partner of NXP for all NXP ARM microcontrollers


STMicro RTOS partner supporting ARM7, ARM Cortex-M3, ARM Cortex-M4 and ARM Cortex-M0

Texas Instruments MCU Developer Network RTOS partner for ARM and MSP430 microcontrollers

OpenRTOS and SafeRTOS

Xilinx Microblaze and Zynq partner