Quality RTOS & Embedded Software

 Real time embedded FreeRTOS RSS feed 
Quick Start Supported MCUs PDF Books Trace Tools Ecosystem


Bug in MPLAB C18 port

Posted by Dewey on July 28, 2005

I have discovered a bug in the MPLAB C18 port that affects things stored in program memory (using the rom qualifier). Things stored in program memory require table operations to retrieve, which makes use of the 21 bit TBLPTR register (which uses 24 bits). Unfortunately, the C18 compiler generated assembly only sets bits 0-16 of the TBLPTR register anytime it needs to set up an address to access program memory. The port.c file sets TBLPTRU to 0x77 when initializing the task context. When that value is restored to the 17-24 bits of TBLPTR, it never gets overwritten by compiler generated code, thus, all program memory operations do not behave correctly. The fix is to set the TBLPTRU to 0x00 when initializing the task context in the pxPortInitialiseStack function of port.c.

RE: Bug in MPLAB C18 port

Posted by Richard on July 28, 2005
Good info - thanks. I will add this to the 'known issues' list on the downloads page.

[ Back to the top ]    [ About FreeRTOS ]    [ Privacy ]    [ Sitemap ]    [ ]

Copyright (C) Amazon Web Services, Inc. or its affiliates. All rights reserved.

Latest News

NXP tweet showing LPC5500 (ARMv8-M Cortex-M33) running FreeRTOS.

Version 10.1.1 of the FreeRTOS kernel is available for immediate download. MIT licensed.

View a recording of the "OTA Update Security and Reliability" webinar, presented by TI and AWS.


FreeRTOS and other embedded software careers at AWS.

FreeRTOS Partners

ARM Connected RTOS partner for all ARM microcontroller cores

Espressif ESP32

IAR Partner

Microchip Premier RTOS Partner

RTOS partner of NXP for all NXP ARM microcontrollers


STMicro RTOS partner supporting ARM7, ARM Cortex-M3, ARM Cortex-M4 and ARM Cortex-M0

Texas Instruments MCU Developer Network RTOS partner for ARM and MSP430 microcontrollers

OpenRTOS and SafeRTOS

Xilinx Microblaze and Zynq partner