Quality RTOS & Embedded Software

 Real time embedded FreeRTOS RSS feed 
Quick Start Supported MCUs PDF Books Trace Tools Ecosystem TCP & FAT




Loading

Cortex-M4 FreeRTOS MPU configuration

Posted by iamshut on March 31, 2017

I want to set the OCRAM memory non-cacheable. How can I do it? I suppose that I have to modify some values in core_cm4.h but I have no idea to do it.


Cortex-M4 FreeRTOS MPU configuration

Posted by rtel on March 31, 2017

Don't even know which chip you are talking about, but even if I didn't I don't think this is a FreeRTOS question.


[ Back to the top ]    [ About FreeRTOS ]    [ Sitemap ]    [ ]




Copyright (C) Amazon Web Services, Inc. or its affiliates. All rights reserved.

Latest News

FreeRTOS kernel V10 is available for immediate download. Now MIT licensed.


FreeRTOS Partners

ARM Connected RTOS partner for all ARM microcontroller cores

IAR Partner

Microchip Premier RTOS Partner

RTOS partner of NXP for all NXP ARM microcontrollers

STMicro RTOS partner supporting ARM7, ARM Cortex-M3, ARM Cortex-M4 and ARM Cortex-M0

Texas Instruments MCU Developer Network RTOS partner for ARM and MSP430 microcontrollers

OpenRTOS and SafeRTOS