Quality RTOS & Embedded Software

 Real time embedded FreeRTOS RSS feed 
Quick Start Supported MCUs PDF Books Trace Tools Ecosystem


FreeRTOS Sharing Memory between cores

Posted by iamshut on March 16, 2017

I have some probles with memory reads operations in multiple core platforms. I have a dual-core with a Cortex-A9 with U-Boot and a Cortex-M4with FreeRTOS. From the FreeRTOS I read data pointing to the physical address of the memory:

volatile char readAddressData;
volatile char *writeAddressData = (char *) 0x91F000;

readAddressData = *writeAddressData;

The data read is checked with U-Boot doing: md 91f000

However, if the data of the memory is modified (mw 91f000 aaaaaaaa), the changes are not read in the FreeRTOS. Do somebody know why?

Thank you

FreeRTOS Sharing Memory between cores

Posted by rtel on March 16, 2017

If the memory is written by one core and read by another you will probably need to perform a cache flush after the write before it becomes visible to the reader.

FreeRTOS Sharing Memory between cores

Posted by iamshut on March 17, 2017

I do a "dchache flush" after writing in U-Boot. HOwever, the core reading does not detect the changes.

FreeRTOS Sharing Memory between cores

Posted by rtel on March 17, 2017

As a hardware question this really falls outside of FreeRTOS support. I would recommend describing the issue to the hardware manufacturer and see what they recommend.

FreeRTOS Sharing Memory between cores

Posted by heinbali01 on March 17, 2017

Although this subject is a bit off-topic for FreeRTOS, I'll give my two cents:

● Are you sure that there is no memory-address translation within uboot? If you write to address 0x91F000, is that really the first byte of the shared memory?

● Are you sure that the mapping for that physical memory within the Cortex-M4 is the same? Also at address 0x91F000?

● is memory access from within the Cortex-M4 without caching? If not a refresh would be necessary

● and last of all: wouldn't it be possible to reserve a block of uncached shared memory for this purpose?

[ Back to the top ]    [ About FreeRTOS ]    [ Privacy ]    [ Sitemap ]    [ ]

Copyright (C) Amazon Web Services, Inc. or its affiliates. All rights reserved.

Latest News

NXP tweet showing LPC5500 (ARMv8-M Cortex-M33) running FreeRTOS.

Meet Richard Barry and learn about running FreeRTOS on RISC-V at FOSDEM 2019

Version 10.1.1 of the FreeRTOS kernel is available for immediate download. MIT licensed.

View a recording of the "OTA Update Security and Reliability" webinar, presented by TI and AWS.


FreeRTOS and other embedded software careers at AWS.

FreeRTOS Partners

ARM Connected RTOS partner for all ARM microcontroller cores

Espressif ESP32

IAR Partner

Microchip Premier RTOS Partner

RTOS partner of NXP for all NXP ARM microcontrollers


STMicro RTOS partner supporting ARM7, ARM Cortex-M3, ARM Cortex-M4 and ARM Cortex-M0

Texas Instruments MCU Developer Network RTOS partner for ARM and MSP430 microcontrollers

OpenRTOS and SafeRTOS

Xilinx Microblaze and Zynq partner